Abstract-Linear feedback shift register (LFSR) reseeding forms the basis for many test-compression solutions. A seed can be computed for each test cube by solving a system of linear equations based on the feedback polynomial of the LFSR. Despite the availability of numerous LFSR-reseeding-based compression methods in the literature, relatively little is known about the effectiveness of these seeds for unmodeled defects, particularly since there are often several candidate seeds for a test cube. We use the recently proposed output deviation measure of the resulting patterns as a metric to select appropriate LFSR seeds. Experimental results are reported using test patterns for stuck-at and transition faults derived from selected seeds for the ISCAS-89 and the IWLS-05 benchmark circuits. These patterns achieve higher coverage for transition and stuck-open faults than patterns obtained using other seed-generation methods for LFSR reseeding. Given a pattern pair (p 1 , p 2 ) for transition faults, we also examine the transition-fault coverage for launch on capture by using p 1 and p 2 to separately compute output deviations. Results show that p 1 tends to be better when there is a high proportion of do-not-care bits in the test cubes, while p 2 is a more appropriate choice when the transition-fault coverage is high.
I. INTRODUCTION

A
NUMBER of fault models such as stuck-at, transition delay, and shorts/opens are typically used today to achieve high defect coverage [1] . As a result, the test-data volumes for today's integrated circuits are prohibitively high. For example, the test-data volume for transition-delay faults is two to five times higher than that for stuck-at faults [2] , and test patterns for such sequence-and timing-dependent faults are more important for newer technologies [3] . Moreover, due to shrinking process technologies, the physical limits of photolithographic processing, and new materials such as copper interconnects, many new types of manufacturing defects cannot be accurately modeled using known fault models [4] . Although efficient methods exist today for fault-model-oriented test generation [5] , [6] is a lack of understanding on how best to combine the test sets thus obtained, i.e., derive the most effective union of the individual test sets, without increasing the test-data volume excessively by simply using all the patterns for each fault model. As a result, the 2007 International Technology Roadmap for Semiconductors final draft predicts that the test-data volume for integrated circuits will be as much as 38 times larger and the test-application time will be about 17 times larger in 2015 than it is today [7] . Test compression is therefore essential to reduce the test-data volume and testing time.
A category of test-compression techniques relies on the use of a linear decompressor such as a linear feedback shift register (LFSR) or an XOR network. These methods exploit the fact that test cubes for modeled faults in full-scan circuits contain very few specified (care) bits; a test cube with many do-not-care bits can be easily generated using an LFSR with a compact seed or by using a simple XOR "expander" network. Such compression techniques have been implemented in commercial tools such as TestKompress [8] .
LFSR reseeding has long been recognized as an efficient test-compression technique [9] - [17] . A test cube, whose length equals the number of controllable inputs (primary inputs and scan cells) in the circuit, can be encoded with high probability into a compact seed of typical length S max + 20, where S max equals the number of specified bits in the test cube [9] . A seed can be computed for each test cube by solving a system of linear equations based on the feedback polynomial of the LFSR. The solution space for the system of linear equations is quite large, particularly for test cubes with few specified bits. For example, if the LFSR has n stages and the number of care bits in the test cube is m, the number of solutions is at least 2 n−m . All patterns derived from the possible solutions (LFSR seeds) cover the original test cube. However, these patterns differ from each other in their ability to detect unmodeled defects. Therefore, it is important to select LFSR seeds that can be used to target a larger number of defects. Moreover, if more effective seeds are loaded first into the LFSR, a steeper ramp-up of fault coverage can be obtained for various fault models.
The choice of LFSR seeds for compression methods is either random, e.g., as an outcome of Gauss-Jordan elimination [18] , or seed selection is designed for better seed compression [19] . These methods do not target the coverage of unmodeled faults. To enhance the effectiveness of LFSR reseeding for various defects and unmodeled faults, new techniques are needed for pattern modeling and seed selection. This paper uses the "output deviation" [20] as a surrogate coverage metric for pattern grading in LFSR reseeding. A flexible, but general, probabilistic fault model is used to generate a probability map for the circuit, which can subsequently be used for LFSR seed selection. Seeds for the LFSR are selected for a precomputed set of test cubes to ensure that the resulting test patterns provide high output deviations. We show that such patterns provide high coverage for different fault models.
We consider the large ISCAS-89 benchmark circuits, as well as several larger IWLS-05 benchmarks [21] . For the ISCAS-89 circuits, we provide n-detect stuck-at test cubes as inputs to the seed-generation procedure, since it has been shown that n-detection test sets, where each stuck-at fault is targeted by n > 1 different patterns, are effective for detecting unmodeled defects [22] . Test-data compression is particularly important for n-detection test sets, since these test sets contain more patterns and lead to higher test-data volume. For the IWLS benchmarks, we consider one-, three-, and five-detect stuck-at test cubes, as well as one-detect transition-fault test cubes, since the transition-fault model is popular in industry today.
The remainder of this paper is organized as follows. Sections II provides an overview of the probabilistic fault model and the theory of output deviations. Section III presents the proposed seed-selection procedure. The design of experiments and experimental results are reported in Section IV. Section V concludes this paper and outlines directions for future work.
II. PROBABILISTIC FAULT MODEL AND OUTPUT DEVIATIONS
In this section, we review the general fault model used in this paper and the concept of output deviations. The confidence level (CL) of a single-output gate encompasses all the different input combinations of the gate, and for a given input combination, it provides the probability that the gate output is correct for the corresponding input combination. The probability that a gate output is correct can be different for the various input combinations [20] .
The ), where each component of R i denotes the probability that the gate output is correct for the corresponding input combination.
We associate signal probabilities p i,0 and p i,1 with each line i, where p i,0 and p i,1 are the probabilities for line i to be at logic 0 and 1, respectively. To reduce the amount of computation, signal correlations due to reconvergent fan-out are not considered.
Let i be the output of a two-input gate G, and let j and k be its input lines. If G is a NAND gate, we have
Likewise, the signal probabilities can be easily computed for other gate types. Fig. 1 shows a circuit consisting of three gates Table I are highlighted. Output deviations can be determined without explicit fault grading; hence, the computation is feasible for large circuits and test sets.
We use the following arbitrarily chosen set of CLs for our experiments. It has been shown in prior work [20] that the pattern-grading results are relatively insensitive to small variations in the values of CL. These vectors are defined separately for each gate type. For example, for a two-input NAND gate, we use the following: 1) low CL: R nand2 = (0.8 (00) , 0.8 (01) , 0.8 (10) , 0.7 (11) ) and 2) high CL: R nand2 = (0.95 (00) , 0.95 (01) , 0.95 (10) , 0.85 (11) ). These CLs are chosen to reflect the fact that, when both inputs are noncontrolling, the probability for the gate to produce the correct output is lower than for other input combinations. Since both sets of CLs yield similar results, we only report results obtained using the "high CL" values.
The output deviation metric was used in [23] to select effective test patterns from a large repository n-detect test set. Test selection is important for time-constrained and wafersort environments that have strict budgets on test-data volume and test time. If highly effective test patterns are applied first, defective chips will fail earlier, reducing test-application time in an abort-at-first-fail environment. Experimental results in [23] show that, for the same test length, test patterns selected using output deviations are consistently more effective than patterns selected using other methods, in terms of the coverage for resistive shorts, wired-AND/OR bridging faults, and gate exhaustive metrics [24] .
III. SEED SELECTION
Given the scan-chain architecture for the circuit under test (CUT), LFSR feedback polynomial, and phase shifter (if any), the operation of the LFSR and phase shifter can be symbolically simulated to determine a system of linear equations for each test cube. The resulting system of linear equations has the form A y = z, where A is a matrix that can be derived from the LFSR feedback polynomial and the phase shifter, z is a column vector corresponding to the specified bits in the test cube, and the solution for the vector y is the seed. Fig. 2 shows an external-XOR LFSR [1] with the feedback polynomial x 5 + x 3 + x + 1, and a one-stage phase shifter. The state of the LFSR can be represented using a vector
t , where N is the size of the LFSR and s 1 (s N ) corresponds to the leftmost (rightmost) stage. The jth state of the LFSR is derived recursively as S j = H S j−1 , with j = 1, 2, . . ., where H is the state transition matrix for the LFSR.
The jth output of the one-stage phase shifter shown in Fig. 2 can be represented as
. . Vector P represents the operation of the phase shifter. If stage j of the LFSR is connected to the XOR gate, the jth row in P is set to "1." For the phase shifter in Fig. 2 , we have P = (10100) t . For example, the second output of the phase shifter is O 1 = P t H S 0 = (11101) S 0 = y 1 + y 2 + y 3 + y 5 . For the test cube 101xxxxx (the leftmost bit "1" is loaded into the first scan cell that is next to the scan out pin), we can obtain a system of linear equations, as shown in Fig. 3(a) . Gauss-Jordan elimination [18] can be used to transform a set of columns in A into an identity matrix (these columns are referred to as pivots), while the remaining columns are free variables, as shown in Fig. 3(b) . The set of solutions for the pivots can be represented as a linear combination of the free variables, as shown in Fig. 3(c) . To obtain multiple seeds for each test cube, we first make random assignments to free variables and then compute pivots. The high-level flow of LFSR seed selection is shown in Fig. 4(a) . Given a set of test cubes T , we generate N s seeds for each test cube (lines [2] [3] [4] [5] [6] . N s is a user-defined parameter that restricts the search space of seeds. Each seed is expanded into a fully specified test pattern (line 4). All seeds and their corresponding patterns are stored in two sets S and V , respectively. In line 8, test patterns in V are sorted, and a new sorted test set V is obtained. To obtain a seed set, in lines 9-13, we sequentially select the topmost pattern in V and its corresponding seed. Once a test pattern is selected (line 10), all other test patterns that are derived from the same test cube in line 4 are removed from V (line 12). Procedure 1 in Fig. 4 (a) is generic. A different sort method in procedure Sort_Pattern leads to a different seed set.
In this paper, we use output deviation as a metric for seed selection, i.e., test patterns in V are sorted according to their output deviations, such that test patterns with high deviations can be selected earlier than test patterns with low deviations. As shown in Fig. 4(b) , for each PO, all test patterns in T are sorted in descending order based on their output deviations. The result is stored in a matrix X with M columns and |T | rows, where M is the number of POs (line 1). The element in the ith row and the jth column of X is the test pattern that has the ith highest output deviation at the jth PO. Fig. 5 shows this sorting procedure. From matrix X, a new ordered test set T can be obtained. For the example, in Fig. 5 , the resulting sorted test set is T = {t 1 , t 3 , t 5 , t 2 , t 4 , t 6 }.
To evaluate the effectiveness of a set of seeds for defect screening and for getting steeper fault-coverage ramp-up, we consider the fault coverage obtained using the test patterns that are derived from the seeds for different fault models, including stuck-at, transition, and stuck-open faults. To detect sequencedependent stuck-open and transition faults, we use the launchon-shift (LOS) and launch-on-capture (LOC) schemes to apply a test pattern pair (p 1 , p 2 ) to the CUT. These methods are also referred to as skewed-load and broadside testings [1] , respectively. Fig. 6 shows an example. Given a test cube from an n-detect stuck-at test set or a one-detect LOC transition-fault test set, a seed is computed, and a "high-deviation" test pattern p 0 is derived from the seed.
We first consider the case when p 0 is derived from a stuckat test cube. In the LOS scheme, p 2 is obtained by shifting p 1 one clock cycle. Hence, as shown in Fig. 6(b) , p 1 is obtained by shifting the first L − 1 bits of p 0 (L is the length of the scan chain), and p 2 is identical to p 0 . In the LOC scheme, as shown in Fig. 6(c) , p 2 is obtained by capturing the responses of p 1 , and p 1 is identical to p 0 . For both the LOS and LOC schemes, output deviations are first computed directly using the test patterns in V (Fig. 4(a) , line 8). The resulting seed set is referred to as S dev1 . For the LOC scheme, we also generate another seed set in the following manner: First, obtain the responses of the patterns in V , and then, compute output deviations using these responses. The resulting seed set is referred to as S dev2 . We also assume that the combinational primary inputs remain unchanged for p 1 and p 2 .
Next, we consider the case when p 0 is derived from a LOC transition-fault test cube. In this case, p 2 is obtained by capturing the responses of p 1 . We use p 2 to calculate deviations, and the resulting seed set is referred to as S dev3 . is generated in the LOS test-application method. For the LOC test-application method, both S dev1 and S dev2 are generated. We obtain S dev1 when p 1 is used to generate seeds and obtain S dev2 when p 2 is used. For the case of transition-fault test cubes, only S dev3 is obtained.
For comparison purposes, we also generate three other seed sets, referred to as S rand , S greedy , and S comp , respectively. The seed set S rand is obtained by randomly generating one seed for each test cube. The seed set S greedy is generated by sorting test patterns in V by the number of hard stuck-at faults that they detect. Hard faults are the ones that are not detected by a predefined number (we use 128, 256, or 1024 for the different benchmarks in our experiments) of pseudorandom patterns. The detection count is obtained using fault simulation without fault dropping.
The seed set S comp is used as a baseline to evaluate the impact on storage requirement for the deviation-based seedselection method. In [19] , a Huffman-encoding-based compression method is proposed. The LFSR is divided into multiple blocks, with each block having k stages (the last block may have less stages if the k cannot divide the LFSR size N ). Consequently, each N -bit LFSR seed is divided into multiple k-bit segments. Each segment can be viewed as a k-bit symbol, and these symbols are compressed using Huffman encoding. To improve the encoding efficiency, when generating seeds for S comp , the system of linear equations is solved to ensure that the most significant bits of the symbols are biased toward zero. Hence, seeds in S comp have more "0" bits than seeds in other seed sets, which may result in lower defect coverage. To evaluate the impact of the seed-selection method on the effectiveness of seed compression, we used the method from [19] to compress S dev1 , S dev2 , S dev3 , and S comp .
IV. EXPERIMENTAL RESULTS
To evaluate the effectiveness of our seed-selection procedures, experiments are carried out on the ISCAS-89 and the IWLS-05 benchmark circuits; the latter set contains larger circuits than the ISCAS-89 benchmarks. The experiments for the ISCAS-89 circuits are carried out using the n-detect stuck-at test cubes, while the experiments for the IWLS-05 benchmarks are carried out using both n-detect stuck-at and one-detect transition-fault test cubes.
A. Results for ISCAS-89 Circuits
1) Experimental Setup:
All experiments for ISCAS-89 were performed on 64-b Linux servers with 4-GB memory each. The n-detect stuck-at test cubes were generated using proprietory tools from industry; we also used these tools to carry out fault simulation for various fault models. The deviation calculation, seed selection, and other related programs were coded in C++.
To obtain the transition-fault coverage, we used LOC fault simulators. The LOC transition-fault simulator assumes the following two constraints: 1) Primary inputs remain unchanged during the two capture cycles and 2) POs are not probed to detect faults. The reason is that, for at-speed testing, low-speed testers usually cannot drive or probe pins at the functional clock frequency, which is much faster than the scan-test frequency.
2) Results for Five-Detect Stuck-at Test Cubes: For each ISCAS-89 circuit, we first obtain an n-detect set of test cubes as described in Fig. 1 of [25] . During the automatic test pattern generation (ATPG) process, after a new set of test cubes is generated, the ATPG tool randomly fills do-not-cares in these test cubes and performs fault simulation to drop faults that are fortuitously detected by these patterns and have been detected n times. Next, a procedure called Xize is invoked to identify as many bits as possible that can be relaxed to do-not-cares without any loss of n-detect fault coverage. Due to space limits, we only report results obtained with n = 5. Other results have been posted on the Web [26] .
From the n-detect test cubes, the seed sets described in Section III are generated. For each circuit, the following three cases are considered corresponding to different fault models and test-application schemes: 1) stuck-at faults; 2) stuck-open faults detected using the LOS scheme (the industry tool reports fault coverage for stuck-open faults only for LOS); 3) transition faults detected using the LOC scheme. We do not consider LOS here because LOC is more practical and commonly used in industry.
The fault coverage for these fault models is obtained using patterns derived from the different seed sets. Fig. 7 shows the fault coverage obtained for various test lengths for different fault models for two ISCAS-89 circuits. Results for other ISCAS circuits are available in [27] .
For stuck-open and transition faults, the deviation-based approach yields the best results. The seeds selected using the proposed approach provide higher defect coverage with a smaller number of patterns. For stuck-at faults, the results for the various methods are comparable. This is expected because the precomputed test sets are tailored for stuck-at coverage.
It can be seen from cases 2 and 3 that, as the number of test patterns applied to the CUT increases, the difference in the fault coverage for the different seed sets decreases, i.e., the fault coverage tends to converge to a maximum level. This is because, by first applying test patterns derived from effective LFSR seeds, we can cover most easy-to-detect stuck-open and transition faults using the first few test patterns (40%-50% for most benchmark circuits). In case 3, the fault coverage for the complete set of patterns is relatively low, because the second test pattern p 2 is not directly generated by the n-detect ATPG tool. These observations suggest that, in order to obtain high defect coverage with a small number of test patterns, we should only apply a subset of the n-detect test patterns (with seeds determined using output deviations) and then add top-off ATPG patterns targeting the remaining hard-to-detect faults. The high coverage provided by a small number of high-deviation patterns (for different fault models) leads to a reduction in the test-data volume that is required to predict high defect coverage.
Finally, we compare the storage requirements for S dev1 (S dev2 ) and S comp , as shown in Table III . The compression results for S dev2 and S dev1 are identical for all the benchmark circuits. In Table III , columns named "Vol." denote the resulting seed volume in bits after compression, and columns named "Comp%" indicate the corresponding compression percentage relative to the set of seeds. As can be seen, the test-data volume for the proposed deviation-based seed-selection technique is only slightly higher than the test-data volume for [19] while achieving significantly higher defect coverage. It is also noteworthy that the seed volume reported in Table III only includes the seed data stored on the tester. For large industrial designs, the area overhead of the on-chip Huffman decoder may be prohibitively large, rendering the compression scheme of [19] infeasible.
3) Selection of p 1 or p 2 in the Calculation of Output Deviations: For the six ISCAS-89 circuits, we have separately evaluated the LOC transition-fault coverage for patterns derived from S dev1 and S dev2 . (Recall that S dev1 is the seed set selected using the deviations for p 1 , and S dev2 is the seed set selected using the deviations for p 2 in the LOC scheme.) The following discussion explains how an appropriate choice (p 1 or p 2 ) can be made based on the properties of the test set.
We carried out a set of experiments using one-detect stuck-at test cubes. Experiments were performed using two flows. In the first flow, test cubes were generated using a proprietory (i.e., in-house) tool from an IC design house. In the second flow, test cubes were generated using the commercially available TetraMAX tool from Synopsys. Table IV compares the results obtained using these two flows. The second and fifth columns (x%) list the average percentage of do-not-care bits in a test cube. The third and sixth column (p 1 /p 2 ) indicates which seed-generation method (based on p 1 or p 2 ) yields higher transition-fault coverage. The fourth column (fc%) shows the transition-fault coverage provided by the patterns derived from S dev2 in the second flow.
From Table IV , we can see that two factors (x% and fc%) determine whether p 1 or p 2 should be used to calculate deviations. Among these two factors, x% appears to be more important. We make the following key observations. 1) When x% is low (e.g., x% < 93% for these six benchmarks), the seeds in S dev2 are better than those in S dev1 . In other words, p 2 should be used for calculating deviations. 2) When x% is high (e.g., x% > 99% for these six benchmarks), the seeds in S dev1 are better than those in S dev2 . In other words, p 1 should be used for calculating deviations. 3) When x% is moderately high (e.g., 93% < x% < 99% in Table IV ) and fc% is low (fc% < 33% in Table IV) , it is more appropriate to compute deviations using p 1 . 4) When x% is moderately high (e.g., 93% < x% < 99% in Table IV ) and fc% is high (fc% > 60% in Table IV) , p 2 should be used for computing deviations. A low value of x% implies that seed selection based on p 1 has less degree of freedom, which adversely affects the quality of the resulting patterns. On the other hand, a large value of x% implies that seed selection using p 1 has more degree of freedom, which leads to high-quality seeds. Where x% is small (e.g., x% < 93% in Table IV) or very high (e.g., x% > 99% in Table IV) , it plays a dominant role in determining whether p 1 or p 2 is more efficient for deviation calculation. The impact of fc% can be ignored in these cases. For example, in the first flow, the use of p 2 consistently leads to better results than the use of p 1 because the value of x% is rather low (x% < 93%). However, for the second flow, for s38 417 and s38 584, p 1 is preferred to p 2 since the value of x% is very high (x% > 99%) for both of them.
When the value of x% is neither very large or very small (e.g., between 93% and 99% in Table IV) , fc% must also be considered. A relatively high value of fc% (fc% > 60% here) implies that it is easy to activate the transition faults. When the transition faults can be easily activated, p 2 becomes more important since it is used to capture the fault effects; hence, p 2 should be used to calculate deviations. In the second flow, p 2 is better than p 1 for s5378 and s13 207 since the following conditions are satisfied: The value of x% is between 93% and 99%, and the value of fc% is more than 60%. On the other hand, low fc% (fc% < 33% in Table IV) indicates that it is difficult to activate the transition faults. In this case, p 1 becomes more important (e.g., as shown by the results for s9234 and s15 850 in the second flow). The aforementioned qualitative discussion can serve as a guideline for deviation calculation.
B. Results for IWLS-05 Benchmarks
In order to evaluate the effectiveness of the proposed seedselection method for larger circuits, we carried out experiments using the IWLS-05 benchmarks.
The organization of this section is as follows. We first briefly describe the IWLS-05 benchmarks in Section IV-B1 and the experimental setup in Section IV-B2. Figs. 8-13 in Section IV-B3 show the experimental results for n-detect (n = 1, 3) stuck-at test cubes. Sections IV-B4 and IV-B5 discuss the impacts of varying LFSR size and number of random patterns on the effectiveness of the proposed method, respectively. Section IV-B6 presents the experimental results for one-detect LOC transitionfault test cubes. We consider transition-fault test cubes because it is a common practice in industry to first apply transitionfault patterns and then apply additional top-off stuck-at patterns during manufacturing testing.
1) IWLS-05 Benchmarks:
We used eight designs from the recently released set of IWLS-05 benchmarks. Table V shows the characteristics of the selected benchmarks, including their sizes, and the number of stuck-at faults.
2) Experimental Setup: All experiments for the IWLS-05 benchmarks were performed on 64-b Linux servers with 4-GB memory each. The n-detect stuck-at and one-detect LOC transition test cubes were generated using the TetraMAX tool from Synopsys, which was also used to run fault simulations for different fault models. The Synopsys Verilog Compiler was used to run Verilog simulations and compute the output deviations for benchmarks. All other programs were implemented in C++.
As before, we obtained the transition-fault coverage under the LOC test-application method. The constraints used in the LOC scheme are the same as that for the ISCAS-89 circuits.
3) Experiments Based on n-Detect Stuck-at Test Cubes: For each benchmark, we first obtained the n-detect stuck-at test cubes using the TetraMAX tool from Synopsys. Table VI presents the details of the n-detect (n = 1, 3) test cubes that we generated.
If the number of stuck-at test cubes is more than 50 000 for a benchmark, we only use the first 50 000 test cubes. We do this because of the following two reasons.
1) For various seed-generation methods, there is only a slight difference in cumulative coverage after 50 000 patterns; thus, it is sufficient to select only the first 50 000 seeds to evaluate pattern quality. 2) For each benchmark, due to limited memory, several rounds are needed to complete the seed-selection procedure. In each round, we sort K · N s (recall that N s is the number of seeds generated for each test cube) patterns and obtain K seeds that lead to K high-deviation patterns. In our experiments, K is set to be less than 10 000. Therefore, the 50 000 seeds selected for the 50 000 test cubes are nearly identical to the first 50 000 seeds obtained if the complete set of test cubes is used.
The seed sets described in Section III are next generated from the n-detect test cubes. For each benchmark, we report the cumulative fault coverage obtained for transition faults using the LOC method. The stuck-at fault coverage is nearly identical for all the seed sets; therefore, it is not shown here. The choice of either p 1 or p 2 for deviation calculation is based on the arguments presented in Section IV-A. The cumulative fault coverage for each case is obtained using the patterns derived from the different seed sets.
Figs. 8-13 show the fault coverage obtained for different fault models. Figs. 8-10 are based on the three-detect stuck-at test cubes, and Figs. 11-13 are based on the one-detect stuckat test cubes. For the three largest benchmarks wb_conmax, des_perf, and ethernet, we first dropped the easy-to-detect faults by using either 256 or 10 000 pseudorandom patterns and then generated one-detect stuck-at test cubes for the remaining faults. The result for ethernet is shown in Fig. 13(b) . The results for wb_conmax and des_perf are not shown since we obtained similar LOC transition-fault coverage for them by using different seed-generation methods. For LOC-based testing for transition faults, the deviation-based approach clearly outperforms the other methods for most circuits. Moreover, the seeds selected using the proposed approach provide higher coverage with a smaller number of patterns.
Another observation is that the first few test patterns can cover most easy-to-detect transition faults if these test patterns are derived from effective LFSR seeds, which implies that, in order to obtain high defect coverage with a small number of test patterns, we should only apply a subset of the n-detect test patterns (with seeds determined by output deviations) and then add top-off ATPG patterns targeting the remaining hardto-detect faults. The high coverage provided by a small number of high-deviation patterns (for different fault models) reduces the test-data volume required to achieve high defect coverage. 
4) Impact of Varying LFSR Size:
We next study the impact of LFSR size on the effectiveness of the proposed method. Intuitively, increasing the LFSR size will provide more freedom for seed selection and therefore improve the fault coverage. We repeat the transition-fault-coverage experiments using onedetect stuck-at test cubes on tv80 and ac97_ctrl (refer to Figs. 11 and 12) with varying LFSR size, as shown in Fig. 14 . It can be seen that there is no direct correlation between the LFSR size and the final fault coverage after seed selection. This is because we are using a static LFSR reseeding technique that requires that the LFSR must be large enough to encode the test pattern with the most care bits. If the majority of the test cubes consist of much fewer care bits, increasing the LFSR size will not be beneficial since only N s seeds are generated per test cube. If a continuous-flow LFSR reseeding technique is utilized, however, increasing the LFSR size might yield higher fault coverage.
5) Impact of Varying Number of Random Patterns:
In the aforementioned experiments, pseudorandom patterns are first applied to drop easy-to-detect faults. To study the impacts of using different numbers of random patterns on the effectiveness of the proposed method, we repeat the transition-fault-coverage experiments using one-detect stuck-at test cubes on ac97_ctrl and pci_bridge32 (refer to Figs. 12 and 13) with 64 and 256 random patterns, as shown in Figs. 15 and 16 . It can be seen from these figures that the proposed technique consistently outperforms other seed-selection techniques regardless of the number of random patterns. Moreover, when more random patterns are applied, the number of ATPG test cubes and the final fault coverage after seed selection both decrease. More ATPG patterns help to improve fault coverage and provide more freedom for seed selection.
6) Experiments Based on One-Detect LOC Transition Test Cubes:
Since it is a common practice in industry to apply transition-fault test patterns using LOC, we also carried out experiments on one-detect LOC transition-fault test cubes. Table VII shows the fault coverage obtained using transitionfault test patterns.
As in the case of stuck-at test cubes, seeds are generated for the one-detect LOC transition-fault test cubes and subsequently expanded to test patterns. For the LOC transition-fault test cubes, both p 1 and p 2 are generated using TetraMAX. Since p 2 is directly generated by TetraMAX, we use p 2 to calculate the deviation for each pattern. Seeds are selected based on the obtained deviation data, with the selected seed set denoted by S dev3 (Table II) . Test patterns are derived from the four seed sets obtained from different methods. For these pattern sets, we compare the cumulative LOC transition-fault coverage and stuck-at coverage.
Figs. 17-20 show the cumulative stuck-at and transitionfault coverage (LOC scheme) for the different seed sets. We only show the cumulative coverage of the first 5000 or 10 000 patterns since the coverage difference is not obvious for the different seed sets after 5000 or 10 000 patterns. We can see that, for most of the benchmarks, S dev3 provides the best fault coverage among all the seed sets, for both stuck-at fault and transition-fault models. This demonstrates the effectiveness of the proposed seed-selection method for transition test cubes.
Finally, we note that, for the IWLS-05 benchmark circuits, the seeds obtained using [19] can be compressed more effectively than the seeds obtained using the proposed method. The seeds derived using [19] have very long runs of 0s. Nevertheless, the difference is not particularly significant because the length of the seeds for these circuits is already much smaller (43 times on average) than the test-pattern lengths.
V. CONCLUSION
We have proposed the use of output deviations as a surrogate coverage metric to select effective seeds for LFSR-reseedingbased test compression. The goal is to select seeds that are expanded to patterns with high output deviations. Experimental results for the ISCAS-89 and IWLS-05 benchmark circuits show that the selected seeds lead to high-deviation patterns, which provide higher defect coverage than patterns derived from other seeds. Moreover, faster fault-coverage ramp-up is obtained using these LFSR seeds.
Our experiments are based on both n-detect stuck-at test cubes and one-detect LOC transition test cubes. For the case of stuck-at test cubes, in order to evaluate defect coverage, we have determined the coverage for transition (stuck-open) faults provided by a set of n-detect stuck-at patterns. For the case of transition test cubes, in order to evaluate defect coverage, we have determined the coverage of stuck-at faults provided by a set of one-detect transition patterns. We have also shown that the patterns generated using the proposed method have negligible impact on test-data volume. We have also highlighted the factors that influence the choice of p 1 and p 2 for the calculation of deviations. This choice is related to the fraction of do-not-care bits and the transition-fault coverage provided by the test cubes.
